在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
芯片精品文章合集(500篇!)    创芯人才网--重磅上线啦!
查看: 649|回复: 0

[招聘] 上海浦西芯片设计芯片验证职位招聘

[复制链接]
发表于 2019-3-27 14:34:13 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
上海浦西芯片设计  芯片验证职位招聘,有兴趣欢迎联系我了解详情,微信 yy17cc,邮箱daisy@hibohr.com

Senior/Staff RTL Verification Engineer (Security/IOT)
Job Description:
You will contribute to the specification, microarchitecture of high performance, energy efficient IP solution.
Your responsibilities will be related, but not limited to, IP development applied to IoT and Security areas
You will be responsible for Developing Test Bench with, but not limited to, System verilog , UVM.
Develop and implement Verification Plan , test cases and functional coverage/assertion based on IP features, (e.g. methodologies/framework, bus functional models, regression tests)
Build Verification Environment using script Makefile/Perl/Python
Qualifications needed:
Education: Bachelors or Master’s degree in EE, CE or CS, or equivalent, with 5+ years of digital verification experience
Good experience on Building Test bench on IP or System level with System Verilog and UVM is required
Very good understanding on Verilog, System Verilog, Verification Methodology
Good communication skills, strong interpersonal skills and the flexibility
Good understanding on AMBA
Experience in following will be a plus:
Good understanding of arm based IP or SoC designs and system architecture.
Knowledge of IoT or Security areas.
Rich background on UVM
Experience on AMBA VIP
Experience on RTL design of security IP
Experience on SOC level verification, C/C++


Senior/staff RTL Design Engineer
As a RTL Design Engineer, you will contribute to the specification, microarchitecture and RTL design of high performance, energy efficient IP solution. Your responsibilities will be related, but not limited to
· IP development applied to IoT and Security areas.
· RTL logic design, debug and Verification (e.g. IP/methodologies/framework, bus functional models, regression tests)
· System design and verification
· Working closely with performance modelling, validation and implementation teams to meet functional requirements, performance, power and area goals
· New product release or roll out support
· Customer technical support
Qualifications needed:
· Education: Bachelors or Master’s degree in EE, CE or CS, or equivalent, with 5+ years of digital design experience.
· Familiarity or experience in RTL design with Verilog and/or Vhdl is required.
· Designing for synthesis targeted to achieve specified power, frequency, and area targets
· AMBA based system design and verification
· Able to consider impact on verification complexity of design decisions
Experience in following will be a plus
· High-performance, low-latency execution, high area-efficient and power-efficient logic design.
· A good understanding of ARM based IP or SoC designs and system architecture.
· Knowledge of IoT and/or Security areas.
Personal Skills
We are proud to have a set of behaviors that reflect our unique culture and guide our decisions, defining how we work together.
· Strong desire to delivery result and win business.
· Positive, “can do” attitude.
· Self-motivated, dependable, and prompt.
· Flexible, willing to adapt to changing responsibilities and assignments.
· Good communicator, personable.
· Capable of working as a team player.
· Ethical, honest, and trustworthy.

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-5-6 12:15 , Processed in 0.017741 second(s), 7 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表