在线咨询 切换到宽版
eetop公众号 创芯大讲堂 创芯人才网

 找回密码
 注册

手机号码,快捷登录

手机号码,快捷登录

搜全文
查看: 1127|回复: 0

[招聘] [招聘] 新思科技(Synopsys)上海招聘数字设计工程师

[复制链接]
发表于 2018-11-3 17:35:14 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

×
[招聘] 新思科技(Synopsys)上海招聘数字设计工程师


如有意向,请发简历至:Xuan.qin@synopsys.com; 注明“eetop+verification”


Job Description
- Seeking a highly motivated and innovative digital design engineer with strong theoretical and practical background in high-speed data - recovery circuits.
- Working as part of a highly experienced mixed-signal design team, the candidate will be involved in designing and maintaining current and next generation PCIe Gen5, USB 2/3 SERDES, SATA, 10G-KR and  products.
​- The position offers excellent opportunity to work with an expert team of digital and mixed signal designers responsible for delivering high-end mixed-signal designs from specification development to performing functional and performance tests on the test-chips.
​- In addition, this is a great opportunity to work with a wide suite of in-house digital design and verification tools, including VCS, Design Compiler, PrimeTime, Tetramax and so on

Job Responsibilities:
​-  Customer package creation and regression flow developed with Perl or TCL script.
-  RTL coding of high-speed digital circuits, modeling of analog blocks.
-  Writing verilog and system-verilog test-benches.
-  Synthesis, Defining place and route constraints, resolving STA issues and performing gate-level simulations.
-  Defining and debugging DFT structures in the designs for high DFT coverage.
​-  Design Flow development as the DFT OCC, boundary scan flow, Spyglass flow.
-  Interacting with customer support and back-end design teams.

Job Requirements
- This position typically requires BS or MS plus at least 1-2 years of digital design experience in the industry as well as hands on experience in designing high-speed digital circuits, writing test-cases in Verilog and System Verilog, and familiarity with code quality metrics.
​- Candidates must have a deep understanding of asynchronous clock crossings, DFT design methodologies, and synthesis implications of RTL. Knowledge of back-end synthesis tools DC/PT is a plus as are good organization and communication skills for interacting between different design groups and customer support teams.
- Candidates need to have the good learning ability and communication skill.
​- Candidates needs to have the good script skill as Perl, TCL



您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

手机版| 小黑屋| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-9-14 16:39 , Processed in 0.012266 second(s), 4 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表