Rtail is large enough, like source degeneration situation, just assume input small signal is equvient as a minus one on gate of differential pair, so after first stage, increase vgs of second stage, compensation the voltage result from vdd divide by second stage ro directly.