在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1306|回复: 0

[招聘] [NVIDIA]火热招聘信号完整性工程师-深圳

[复制链接]
发表于 2017-9-7 17:51:04 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

NVIDIA热招信号完整性工程师-深圳


公司介绍:

NVIDIA-人工智能计算领域-从游戏到人工智能计算

实践证明,GPU 能够非常有效地解决计算机科学领域中一些极其复杂的问题。GPU 一开始用作模拟人类想象力的引擎,创造出视频游戏和好莱坞电影中令人惊叹的虚拟世界。如今,NVIDIA GPU 用于模拟人类智力,运行深度学习算法,并在能够感知和理解世界的计算机、机器人和自动驾驶汽车中发挥大脑的作用。NVIDIA 的“AI 计算公司”名头越来越为人所知。

Website:    http://www.nvidia.cn/object/ai-computing-cn.html


要求:

1.
3年以上信号完整性经验(Drive board/System level)

熟悉HFSS,     VNA, TDR

3.
英文口语能够交流


工作地点:深圳南山
简历投递: tracyw@nvidia.com


We are now looking for a Senior Signal& Power Integrity Engineer

What You'll Be Doing:

·
Drive board/system level signal integrity requirements

·
Lead board/system SI design activities, including PCBstackup/material selection, design guide implementation, and post-layoutanalysis

·
Work closely w/ Architecture, ASIC, Mixed Signal,Package, and PCB Design teams to design and ensure system SI/PI performancemeets expectation before gerber out

·
Develop novel algorithms & new methodologies toimprove SI/PI modeling efforts

·
Work w/ Application Engineering teams to supportcustomers w/ SI/PI questions

·
VNA & TDR measurements to support model correlationefforts and improve confidence in design guidance


What We Need To See:

·
MS/PhD in EE or BS w/ a minimum 5 years of experience asa SI/PI engineer

·
Strong understanding of electromagnetics, specificallyelectromagnetic waves including transmission line theory and via properties

·
Expert level proficiency with HFSS

·
Understanding of high volume manufacturing variations andimpact to channel signal integrity

·
Exposure to lab measurements including VNA & TDRexperience

·
Passionate about SI/PI work

·
Good written & verbal communication skills in English


Ways To Stand Out From The Crowd:

·
Familiarity with NRZ/PAM-4/Duobinary signaling schemes

·
Exposure to interface timing budgets and system modeling

·
Familiarity with high-speed I/O design concepts includingclock generation, transmitter & receiver design, and equalization schemes

·
PDN analyses including model generation and time domainsimulation

·
Experience w/ Matlab, Python, and C

·
Exposure to package design


我们身处无人区, 无人领航,没有方向,没有答案,有的只有待解决的技术问题。我们领航,确定方向,找到答案。如果你喜欢不确定性,喜欢挑战未知,欢迎加入我们;



您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-7-4 19:33 , Processed in 0.012695 second(s), 7 queries , Gzip On, MemCached On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表