在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 14631|回复: 64

[资料] Architectures for Computer Vision: From Algorithm to Chip

[复制链接]
发表于 2016-8-14 00:39:02 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
本帖最后由 spwedasd 于 2016-8-15 00:59 编辑

This book aims to fill in the gaps between computer vision and verilog hdl design. For this purpose,
we have to learn about the four disciplines: Verilog HDL, vision principles, vision architectures, and
Verilog design. This area, which we call vision architecture, paves the way from vision algorithm to chip
design, and is defined by the related fields, the implementing devices, and the vision hierarchy.
In terms of related fields, vision architecture is a multidisciplinary research area, particularly related
to computer vision, computer architecture, and VLSI design. In computer vision, the typical goal of
the research is to design serial algorithms, often implemented in high-level programming languages and
rarely in dedicated chips. Unlike the well-established design flow from computer architecture to VLSI
design, the flow from vision algorithm to computer architecture, and further to VLSI chips, is not welldefined.
We overcome this difficulty by delineating the path between vision algorithm and VLSI design.
Vision architecture is implemented on many different devices, such as dsp, GPU, embedded processors,
FPGA, and asics. Unlike programming software, where the programming paradigm is more
or less homogeneous, designing and implementing hardware is highly heterogeneous in that different
devices require completely different expertise and design tools. We focus on Verilog HDL, one of the
representative languages for designing FPGA/ASICs.
The design of the vision architecture is highly dependent on the context and platform because the
computational structures tend to be very different, depending on the areas of study – image processing,
intermediate vision algorithms, and high-level vision algorithms – and on the specific algorithms used –
graph cuts, belief propagation, relaxation, inference, learning, one-pass algorithm, etc. This book is
dedicated to the intermediate vision, where reconstructing 3D information is the major goal.
This book by no means intends to deal with all the diverse topics in vision algorithms, vision
architectures, and devices. Moreover, it is not meant to report the best algorithms and architectures
for vision modules by way of extensive surveys. Instead, its aim is to present a homogeneous approach
to the design from algorithm to architecture via Verilog HDL, that guides the audience in extracting the
computational constructs, such as parallelism, iteration, and neighborhood computation, from a given
vision algorithm and interpreting them in Verilog HDL terms. It also aims to provide guidance on how
to design architectures in Verilog HDL so that the audience may be familiarized enough with vision
algorithm and HDL design to proceed to more advanced research.


发表于 2016-8-14 17:32:52 | 显示全部楼层
where is the book??
 楼主| 发表于 2016-8-15 09:15:58 | 显示全部楼层
2145470.jpg 回复 2# kylkzy
111865918X.pdf (7.26 MB, 下载次数: 543 )

发表于 2016-8-15 10:03:01 | 显示全部楼层
tks a lot
发表于 2016-8-15 10:24:03 | 显示全部楼层
谢谢,最近的两本书都很棒!
发表于 2016-8-15 10:26:35 | 显示全部楼层
樓主分享的書都很棒
发表于 2016-8-15 16:29:30 | 显示全部楼层
好书,谢谢分享
发表于 2016-8-15 18:24:06 | 显示全部楼层
谢谢分享
发表于 2016-8-15 19:13:51 | 显示全部楼层
回复 2# kylkzy


   下下来看一下
发表于 2016-8-15 19:16:04 | 显示全部楼层
回复 1# spwedasd

下下来看看
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

×

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-3-29 07:21 , Processed in 0.034402 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表