哦,我写错了,现在check_mv_design -power_nets 的时候会报错,supply net connection cannot be determined for power pin VDDG on cell XXX , failure reason : no parent power switch for switch cell instance
然后,associate_mv_cells的时候,会提示8503 power switch instances not associated with any UPF power switchs
就感觉是,我在UPF中定义的power switch 并没有与我create cell实例化的power gate cell联系起来,你有遇到过这种问题吗