【NVIDIA社招】前端设计验证工程师（ASIC Deisgn/verification）

NVHR · 发表于 2015-9-11 17:02:33

马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。

您需要登录才可以下载或查看，没有账号？注册

x

Hi All,

这边是NVIDIA HR Tracy, 我们目前在上海招聘前端设计验证岗位,1年以上社会工作经验；

有意向者欢迎发送简历到 tracyw@nvidia.com QQ:1751315121

公司简介
NVIDIA (英伟达™)(www.nvidia.cn)公司(纳斯达克代码：NVDA)是全球视觉计算技术
的行业领袖及GPU(图形处理器)的发明者。作为高性能处理器的GPU可在工作站、个人计算
机、游戏机和移动设备上生成令人叹为观止的互动图形效果。公司在全球拥有超过8000名
员工，总部在加利福尼亚州圣克拉拉。

ASIC Verification Engineer
Responsibilities:
The Sr. verification engineer is expected to cover testbench setup, familiar with verif flow and tracking strategy.

Minimum Requirement:
- BS/MS in electrical/computer engineering and related.
- 3+ years MS or 5+ years BS
- Excellent Perl/C++ skills
- Complex TB setup experience.
- Fully experienced verification flow, including testplan, test, coverage model, testbench, BFM modeling.
- Good understanding in Verilog and project tree infrastructure.
- Makefile is big plus
- Fluent English (both written and spoken) and excellent communication skills
- Demonstrated ability to work independently as well as in a multi-disciplinary group environment

Best Regards
Tracy
QQ：1751315121