在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2136|回复: 0

[招聘] dv 招聘,一家待遇相当有竞争力的公司

[复制链接]
发表于 2016-9-16 19:21:52 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

JD为以下:

Working as a part of a team, you will have some or all of the following responsibilities:

§  Reviewing design specifications, developing the verification strategy and test plan

§  Development of constrained random Verification Environments

§  Writing tests, sequences, functional coverage, assertions and mapping these to Test plan

§  Functional verification of the design to achieve verification goals

§  Develop testbench to aid verification work including bus fabric/assertions/checker/coverpoints.

§  Understand architecture and microarchitecture of the MIPS CPU

Required Skills:

§  Strong microprocessor architecture and micro-architecture knowledge.

§  Good logic and RTL design skills.

§  Experienced with CPU design verification, debug, and testing methodologies.

§  Good knowledge of common test methods and techniques (ie: regression, functional, random, structural, emulation ...)

§  Experienced with building test environments, test benches, checkers, test vectors, assertions, coverage analysis

§  Strong communications skills and capability to describe in detail all aspects of design verification

§  Good programming and scripting skills, such as Verilog, System Verilog, assembler, Perl, Shell scripts, C, TCL, Windows Office, ...etc

§  Synopsys/Cadence/Mentor tool usage and waveform analysis

§  UVM based test environment setup

Desirable Skills:

§  MIPS CPU knowledge


若感兴趣,请联系:

PETER ZHOU

T: +86 0755 82775693  M: +86 13826547216/+86 18565761882

或可以把简历发到:

Peter.Zhou@ic-resources.com

您需要登录后才可以回帖 登录 | 注册

本版积分规则

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-5 12:38 , Processed in 0.014565 second(s), 6 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表