在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
芯片精品文章合集(500篇!)    创芯人才网--重磅上线啦!
查看: 3038|回复: 15

[招聘] 【Synopsys武汉热招】DDR PHY digital design engineer

[复制链接]
发表于 2015-7-15 16:47:32 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
本帖最后由 ariabell 于 2015-7-15 17:07 编辑

Job TitleSynopsys DDR PHY digital design engineer


LocationWuhan


Email:jobs-china@synopsys.com


Job description

This position is an asic/Digital Design Engineer whose mandate is to participate in the design of semiconductor integrated circuits in compliance with the project's specifications and Synopsys’ design methodologies. The successful candidate will work on a variety of design and verification tasks,incorporating such tasks as, and not limited to, RTL coding, behavioral coding,RTL simulation, synthesis, STA, gate-level simulation, formal verification,documentation, and proto type evaluation.

Documentation of functionality, code, verification environments/plans, and design procedures.

Write behavioral models and RTL code for circuit portions of integrated circuits.

Perform complex RTL simulations of circuits, interpret the results and optimize thecode until the predetermined functionality is satisfied.

Generate timing constraints for synthesizable designs.

May perform logic synthesis and/or static timing analysis.

Perform gate-level simulations of circuits, interpret the results and optimize thedesign until the predetermined functionality and timing is satisfied.

May participate in prototype evaluation using bench top laboratory instruments orautomated test equipment.

Communicate with other Synopsys employees regarding customer technical support.

May communicate directly with customers regarding technical support.

Other related duties as assigned by the manager.


Requirements


-A degree in Engineering or Applied Science (or equivalent)and 2+ years working experience in a related field.

-Familiarity with verilog circuit design and design verification.

-Familiarity with synthesis, lint, CDC, STA and DFT.

-Familiarity with generation of timing constraints for ASIC designs.

-Knowledge of Perl/Shell/Makefile scripts.

-Knowledge of Design for Verification and Design for Low Power.

-Team player with good communication skills of both verbal and written English.


欢迎将简历投递到 jobs-china@synopsys.com.
 楼主| 发表于 2015-7-16 10:17:40 | 显示全部楼层
本帖最后由 ariabell 于 2015-7-16 10:26 编辑

我是Synopsys的HR,

欢迎投递简历到jobs-china@synopsys.com


也可站短我,直接投简历到我邮箱
 楼主| 发表于 2015-7-17 09:20:39 | 显示全部楼层
欢迎关注,【Synopsys武汉】急招数字设计工程师,不错的机会~
 楼主| 发表于 2015-7-17 15:09:30 | 显示全部楼层
欢迎投递简历
 楼主| 发表于 2015-7-20 09:00:04 | 显示全部楼层
欢迎投递简历,加入Synopsys武汉研发中心
 楼主| 发表于 2015-7-21 15:30:26 | 显示全部楼层
Synopsys武汉急招DDR PHY数字设计工程师
 楼主| 发表于 2015-7-22 16:34:26 | 显示全部楼层
欢迎投递简历
 楼主| 发表于 2015-7-23 09:06:07 | 显示全部楼层
Synopsys武汉急招!
 楼主| 发表于 2015-7-24 09:51:59 | 显示全部楼层
欢迎投递简历到jobs-china@synopsys.com
 楼主| 发表于 2015-7-25 21:34:11 | 显示全部楼层
欢迎投递简历
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-6-14 19:57 , Processed in 0.529685 second(s), 11 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表