Two methodologies are presented for predicting the phase noise and jitter of a PLL-
based frequency synthesizer using simulation that are both accurate and efficient. The
methodologies begin by characterizing the noise behavior of the blocks that make up the
PLL using transistor-level RF simulation. For each block, the phase noise or jitter is
extracted and applied to a model for the entire PLL.