Thanks zxw227ekat for his new aldec 10.1 carck. It seems this carck still has some problem. Eveything seems OK when you start the program. But when you do simulation(For example VHDL- generator project), you can not see the signals(Y) comming from lower level module. Can somebody else confirm this problem?