在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 9324|回复: 19

[求助] 怎么导入STDCELL的CDL

[复制链接]
发表于 2014-6-20 09:31:00 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
大家好!
我手头有standard cell的cadence symbol和cmos_sch view,但cmos_sch只有pin没有电路。
fab也提供了cdl文件,但我该如何把它导进去呢?
我在CDL IN页面填写了Reference Lib为analogLib,Device-Map file是自己写的,只有nfet和pfet。

请问大家是怎么做的?
发表于 2014-6-20 11:38:35 | 显示全部楼层
我在CDL IN页面填写了Reference Lib为analogLib,Device-Map file是自己写的,只有nfet和pfet。
==>1. no connect line ?
     2. Reference Lib needs to have your process ex: XXX_018um

mpig
 楼主| 发表于 2014-6-20 15:23:17 | 显示全部楼层
回复 2# mpig09


    Hi mpig,
1. What is connect line in map file? Can you provide an example?
2. May be the process is incomplete, it's not provided by foundry and from elsewhere. I just use it for study purpose.
发表于 2014-6-22 17:42:49 | 显示全部楼层
Hi abcn101:

1. What is connect line in map file? Can you provide an example?
==>not in map file
       can you provide the schematic when your cdlin, and check the mos has connection line or not?
2. May be the process is incomplete, it's not provided by foundry and from elsewhere. I just use it for study purpose.
==>does the schematic has mos and the mos characteristic (w/l, type) is the same with your cdl?

mpig
发表于 2014-6-22 18:11:35 | 显示全部楼层
关注这个问题- -我最近也要搞
 楼主| 发表于 2014-6-23 09:25:51 | 显示全部楼层
回复 4# mpig09


    It does have connect line and mos, the size is correct too.
    But some input has become output and output has become input, in schematic view.
   For example A is input in symbol but became output in sch,
   Y is output in symbol but became input in sch.
发表于 2014-6-23 14:09:05 | 显示全部楼层
Hi abcn101:

It does have connect line and mos, the size is correct too.
    But some input has become output and output has become input, in schematic view.
   For example A is input in symbol but became output in sch,
   Y is output in symbol but became input in sch.
==>Sorry, I don't know how to solve this problem.
      I solve it manually.
Hope someone know how to solve it.

mpig
发表于 2014-7-3 15:25:21 | 显示全部楼层
回复 1# abcn101


   为什么Device Map File中要写nfet和pfet?是因为你用的是analogLib吗??

如果我把reference Lib设定为PDK,那应该怎么办??
 楼主| 发表于 2014-7-4 09:06:34 | 显示全部楼层
回复 8# Rucas


    我也就看到网上怎么说的,
PDK的情况就不清楚了
发表于 2014-7-4 09:48:23 | 显示全部楼层
回复 9# abcn101


   OK 3Q!
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-26 03:29 , Processed in 0.022134 second(s), 7 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表