在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
芯片精品文章合集(500篇!)    创芯人才网--重磅上线啦!
查看: 3143|回复: 8

[招聘] 急招RF/Analog IC, 设计,测试,DSP, digital IC(杭州/上海)

[复制链接]
发表于 2014-3-21 08:50:47 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
本帖最后由 chaochujue 于 2014-3-22 10:44 编辑

超触觉科技有限公司招聘


公司介绍:
超触觉科技有限公司(简称超触觉),是一家专注无线通信半导体解决方案的芯片和系统设备供应商,开发超低功耗无线芯片,应用于无线健康穿戴设备,智能家居,移动设备等开发芯片包括超低功耗医用蓝牙,zigbee, 802.11 b/g/n/a/ac/ah等。除开发芯片外,超触觉还专注于超低功耗穿戴设备系统的研发和生产,包括firmware, software, mobileapps and cloud computing.
公司拥有非常完善的研发设计平台,其中包含了射频、模拟前端、数字信号处理以及高速接口等自主研发的功能模块,能够快速、灵活地进行模块化设计,研发出高性能、低功耗的芯片产品
穿戴设备采集的身体信号通过无线传输设备传至手机和云服务器。在云计算领域,超触觉拥有高性能、大数据处理能力,通过数据挖掘技术,提取关键信息反馈给用户,改进人们的健康。


我们的团队:
超触觉科技有限公司于2011年在美国加州硅谷孵化,研发超低功耗无线穿戴设备,通过近三年的不断努力,产品不断完善,拥有芯片设计/测试,以及firmware, softwaresensor研发的能力。2013年风投们言必称穿戴式设备,而我们提前2年,甚至更早于2007年就开始超低功耗医用通信芯片的研发。我们拥有绝对的核心竞争力,将在未来激烈的竟争中,日益展现优势。

公司正处于高速发展和扩张时期,随着穿戴式设备的热潮,您的加入将帮助我们造就一个跨时代的产品,希望您与公司一起同步快速成长。




招聘职位
  序号  职位名称

1    市场经理   

2    数字IC设计工程师
     3      软件工程师            

4      IC设计工程师(射频)      
     5      IC 封装EM modeling   
     6      IC设计工程师(模拟)      
   7       IC
测试工程师       
     8      
信号处理算法工程师
     9      
系统验证工程师      

10     CAD工程师        
     11     
版图设计工程师      
     12   
应用工程师               
     13   
产品工程师            
     14   
测试工程师            
     15   
软件工程师            

16    医用传感器设计应用        
     17  专利文档编辑

18   总经理助理


工作地点:浙江杭州滨江/ 上海


待遇根据经验和背景面议,提供同行业有竞争力的薪酬和福利。

以上职位全都要求本科以上学历,硕士/博士优先考虑。优秀应届毕业生也都欢迎提交简历。


请将简历发至chaochujue@hotmail.com

超触觉除开发自有产品,也同时提供技术咨询服务,design service; experience for production in 28/40/55/65/90nm CMOS Process, SiGe process etc.


对于RF/Analog IC design一些更为具体的要求, 熟悉以下技能的优先考虑:
1)DC offset calibration
2) IQ calibration
3) RC calibration
4) DPD for PA design
5) Familiar with litepoint
6) Familiar with ATE program, python, labview
7) Familiar with EM simulation for Inductor, Balun and transformer
8) Package modeling with EM simulator HFSS
8) Super-regenerative receiver
9) Polar PA design
10) Familiar with PLL phase noise optimization
11) System optimization for noise, linearity, power and area
12) Familiar with the fundmental of noise in the circuit and the optimization in the system
13) Familar with different Low pass filter, band pass filter, and notch filter
14) Familiar with Bandgap design, PTAT current calibration, constant current, and constant gm current
15) Familiar with the fundamental of Tx EVM optimization, such as noise, phase noise, linearity
16) Solid fundamental for circuit design, noise, gain, offset, linearity, headroom, differential/common mode stability, startup
17) AGC optimization
18) Implementation of OFDM in baseband
19) Familiar with QPSK, DQPSK,  pi/4 QPSK, FSK, QAM, and its requirement for linearity
20) Familiar with VCO calibration and optimization for Q
21) synthesizer frequency planning to avoid PA pulling effect and different transeiver co-existance
22) Digital PLL design, TDC and sigma-delta filter; reference spur elimination; low power IQ generation; LO distribution ;
23) channel estimation, equalization,
24) FPGA for system verification
25) RF/microwave PCB design, CPW, TL, GCPW, Familiar with ADS

26) Familiar with verilog modeling, system AMS simulation
27) Familiar with Monte-carlo simulation, ocean script, PVT corner simulation
28) Familiar with Matlab, simulink
29) Power combining PA
30) Blocker tolerant frequency translational noise cancelling receiver
31) Harmonic rejection mixer
32) Familiar with device fundamental, such as reverse short channel effect, velocity saturation, current efficiency in circuit design; passive device shielding: deep trench, NTN, metal, poly
33) Familiar with virtuso XL layout, skill language
34) Familiar with Calibre DRC/LVS/xRC, auto metal fill and layout optimization with SVRF language
发表于 2014-3-21 10:17:34 | 显示全部楼层
BLE??我司都已经可以量产了
发表于 2014-3-21 10:36:31 | 显示全部楼层
请问有没有具体的职位要求描述呢?
发表于 2014-3-21 15:35:21 | 显示全部楼层
各种不靠谱,尤其是招聘邮箱
 楼主| 发表于 2014-3-22 03:43:17 | 显示全部楼层
本帖最后由 chaochujue 于 2014-3-22 10:15 编辑

对于RF/Analog IC design一些更为具体的要求, 熟悉以下技能的优先考虑:
1)DC offset calibration
2) IQ calibration
3) RC calibration
4) DPD for PA design
5) Familiar with litepoint
6) Familiar with ATE program, python, labview
7) Familiar with EM simulation for Inductor, Balun and transformer
8) Package modeling with EM simulator HFSS
8) Super-regenerative receiver
9) Polar PA design
10) Familiar with PLL phase noise optimization
11) System optimization for noise, linearity, power and area
12) Familiar with the fundmental of noise in the circuit and the optimization in the system
13) Familar with different Low pass filter, band pass filter, and notch filter
14) Familiar with Bandgap design, PTAT current calibration, constant current, and constant gm current
15) Familiar with the fundamental of Tx EVM optimization, such as noise, phase noise, linearity
16) Solid fundamental for circuit design, noise, gain, offset, linearity, headroom, differential/common mode stability, startup
17) AGC optimization
18) Implementation of OFDM in baseband
19) Familiar with QPSK, DQPSK,  pi/4 QPSK, FSK, QAM, and its requirement for linearity
20) Familiar with VCO calibration and optimization for Q
21) synthesizer frequency planning to avoid PA pulling effect and different transeiver co-existance
22) Digital PLL design, TDC and sigma-delta filter; reference spur elimination; low power IQ generation; LO distribution ;
23) channel estimation, equalization,
24) FPGA for system verification
25) RF/microwave PCB design, CPW, TL, GCPW, Familiar with ADS26) Familiar with verilog modeling, system AMS simulation
27) Familiar with Monte-carlo simulation, ocean script, PVT corner simulation
28) Familiar with Matlab, simulink
29) Power combining PA
30) Blocker tolerant frequency translational noise cancelling receiver
31) Harmonic rejection mixer
32) Familiar with device fundamental, such as reverse short channel effect, velocity saturation, current efficiency in circuit design; passive device shielding: deep trench, NTN, metal, poly
33) Familiar with virtuso XL layout, skill language
34) Familiar with Calibre DRC/LVS/xRC, auto metal fill and layout optimization with SVRF language


超触觉除开发自有产品,也同时提供技术咨询服务,design service; experience for production in 28/40/55/65/90nm CMOS Process, SiGe process etc.
 楼主| 发表于 2014-3-22 10:17:43 | 显示全部楼层
对于RF/Analog IC design一些更为具体的要求, 熟悉以下技能的优先考虑:
1)DC offset calibration
2) IQ calibration
3) RC calibration
4) DPD for PA design
5) Familiar with litepoint
6) Familiar with ATE program, python, labview
7) Familiar with EM simulation for Inductor, Balun and transformer
8) Package modeling with EM simulator HFSS
8) Super-regenerative receiver
9) Polar PA design
10) Familiar with PLL phase noise optimization
11) System optimization for noise, linearity, power and area
12) Familiar with the fundmental of noise in the circuit and the optimization in the system
13) Familar with different Low pass filter, band pass filter, and notch filter
14) Familiar with Bandgap design, PTAT current calibration, constant current, and constant gm current
15) Familiar with the fundamental of Tx EVM optimization, such as noise, phase noise, linearity
16) Solid fundamental for circuit design, noise, gain, offset, linearity, headroom, differential/common mode stability, startup
17) AGC optimization
18) Implementation of OFDM in baseband
19) Familiar with QPSK, DQPSK,  pi/4 QPSK, FSK, QAM, and its requirement for linearity
20) Familiar with VCO calibration and optimization for Q
21) synthesizer frequency planning to avoid PA pulling effect and different transeiver co-existance
22) Digital PLL design, TDC and sigma-delta filter; reference spur elimination; low power IQ generation; LO distribution ;
23) channel estimation, equalization,
24) FPGA for system verification
25) RF/microwave PCB design, CPW, TL, GCPW, Familiar with ADS
26) Familiar with verilog modeling, system AMS simulation
27) Familiar with Monte-carlo simulation, ocean script, PVT corner simulation
28) Familiar with Matlab, simulink
29) Power combining PA
30) Blocker tolerant frequency translational noise cancelling receiver
31) Harmonic rejection mixer
32) Familiar with device fundamental, such as reverse short channel effect, velocity saturation, current efficiency in circuit design; passive device shielding: deep trench, NTN, metal, poly
33) Familiar with virtuso XL layout, skill language
34) Familiar with Calibre DRC/LVS/xRC, auto metal fill and layout optimization with SVRF language


超触觉除开发自有产品,也同时提供技术咨询服务,design service; experience for production in 28/40/55/65/90nm CMOS Process, SiGe process etc.
发表于 2014-3-25 11:13:12 | 显示全部楼层
做的好高端。。。
 楼主| 发表于 2014-3-26 19:19:53 | 显示全部楼层
  欢迎牛牛们加盟
发表于 2018-6-7 19:14:27 | 显示全部楼层
你们的RF IC Designer 要求不是一般的高。。
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-5-1 03:18 , Processed in 0.032164 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表