在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
123
返回列表 发新帖
楼主: Apenper

[讨论] 设计的折叠共源共栅vds>vgs-vth却是线性区,vds<vdsat

[复制链接]
 楼主| 发表于 2013-12-21 11:24:57 | 显示全部楼层
回复 17# feynmancgz


    Actually,I don't know why shouldn't use the bias of the cascode,because of the resistance???if i put the mosfet instead of resistance?  and  can you give me some better solution of bias circuit. i  just imitate the book of Alen.
发表于 2013-12-21 15:43:05 | 显示全部楼层
回复 21# Apenper


   As I said, it's ok, but better not use it. Apparently, it's because of the resistor. matching, area, swing....many problems. if you do layout, you will find out that adding a resistor there looks very strange.    I didn't insist you to give up using this bias circuit, actually you can. I just don't like it according to my experiences.

    Sorry, I can give you some advice, point out the problems you may have, but I won't give you solutions directly.
 楼主| 发表于 2013-12-21 20:32:55 | 显示全部楼层
OK ,  I just try change the bias circuit
发表于 2014-3-13 14:55:42 | 显示全部楼层
有些乱阿....VDS>VDSAT ,,,保和。
发表于 2014-3-13 16:45:05 | 显示全部楼层
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-9 09:24 , Processed in 0.016571 second(s), 6 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表