回复 13# ygchen2
你這麼厲害 要不要教我們怎麼設計 analog sigma delta ADC modulator(real circuit, 24 bits), how to design coefficient , how ro design each OP, each capacitor , each MOS & layout consideration by hand calculation, how to design 2nd order DEM? how to design multistage decimation filter by Verilog ?
不要拿一些paper出來鬼扯
順便也教大家一下 how to design multi-stage intepolator by Verilog? How to design post analog filter for SDM DAC (real circuit, 24 bits) by hand calculation for each MOS, R, C and why? 還有 Layout consideration by hand calculation? And why?
不要拿一些paper出來鬼扯
要真的會動的東西 有本事站出來 沒本事閉嘴 |