|
马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
x
书名是《Formal Equivalence Checking and Design Debugging》
简介如下
Formal Equivalence Checking and Design Debugging covers two major topics in design verification: logic equivalence checking and design debugging. The first part of the book reviews the design problems that require logic equivalence checking and describes the underlying technologies that are used to solve them. Some novel approaches to the problems of verifying design revisions after intensive sequential transformations such as retiming are described in detail.
The second part of the book gives a thorough survey of previous and recent literature on design error diagnosis and design error correction. This part also provides an in-depth analysis of the algorithms used in two logic debugging software programs, ErrorTracer and AutoFix, developed by the authors.
From the Foreword:
`With the adoption of the static sign-off approach to verifying circuit implementations the application-specific integrated circuit (ASIC) industry will experience the first radical methodological revolution since the adoption of logic synthesis. Equivalence checking is one of the two critical elements of this methodological revolution. This book is timely for either the designer seeking to better understand the mechanics of equivalence checking or for the CAD researcher who wishes to investigate well-motivated research problems such as equivalence checking of retimed designs or error diagnosis in sequential circuits.'
Kurt Keutzer, University of California, Berkeley
Publication Date: December 19, 2012
| ISBN-10: 1461376068
| ISBN-13: 978-1461376064
| Edition: Softcover reprint of the original 1st ed. 1998
Product Details- Paperback: 229 pages
- Publisher: Springer; Softcover reprint of the original 1st ed. 1998 edition (December 19, 2012)
- Language: English
- ISBN-10: 1461376068
- ISBN-13: 978-1461376064
- Product Dimensions: 0.5 x 6.1 x 9.1 inches
PS:这本书verification的人必读,但无奈网上没有资料,看下好像是98年的。希望论坛前辈集思广益,想想办法弄到这书
|
|