在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1841|回复: 0

[招聘] 数模混合和资深mix signal工程师都有

[复制链接]
发表于 2013-7-19 18:12:21 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
-数模混合经理和资深数模工程师职位-简历发HR@Hi-talent.net

数模混合经理职位
Sr Mgr, R&D   上海  深圳 北京  武汉都有
This position of Senior Manager, R&D is an IC Design Manager whose mandate is to effectively manage analog / mixed-signal design engineers and custom layout designers within the Mixed-Signal IP product group, acting as the technical lead for complex analog / mixed-signal IC block design projects. This manager is highly visible to externascarl customers, supporting the Marketing/Sales groups and customer base in both pre-Sales and post-Sales environments. This manager is responsible for recruiting, project staffing, performance reviews and career-path development of staff in addition to direct project leadership. He/she may participate with other members of the management team on a variety of operational and strategic issues.
The responsibilities of this position are listed below:

Plan and track design & layout group activities and headcount.
Assume the role of project leader for various designs / projects.
Undertake technical work including evaluation, design specification, architectural design, simulation, and project documentation.
Support external customers both directly and through customer support teams.
Report on design & layout group plans and activities to other management.
Work with Marketing to help define new product opportunities.
May attend customer visits with Marketing and Sales.
Assist in preparation of engineering quotations and technical proposals in response to requests for quotes (RFQs).
Requirements: BS in EE/CS with 12+ years of relevant experience, MS with 10+ years of relevant experience, or related Ph.D. with 6+ years of experience in semiconductor design with a recent emphasis on mixed-signal and/or analog design. The individual must have a solid knowledge of IC design methodologies and practices. It is essential that the individual is able to demonstrate good analysis and problem solving skills, as well as excellent communication skills. Requires the ability to change the thinking of, or gain acceptance of, others in sensitive situations and to be comfortable with external customers. A minimum of 2 years supervisory experience is essential.

Thanks,


数模混合 资深工程师和资深经理职位
职位描述:
Analog Design Engineer/模拟设计工程师_上海  北京 深圳 和武汉都有
In the position of a Sr II Analog Design Engineer you will be a part of a team developing high speed analog integrated circuits. We are looking for an engineer with theoretical knowledge and practical experience to contribute to the team. Working from SerDes standards to block specifications, you quickly identify potential circuit architectures and successful design strategies. You must have experience in designing at least two of the following key functions: Clock and Data Recovery, PLLs, Transmitters, Receivers, Bandgaps. You will work with a cross functional design team of analog and digital designers from a wide variety of backgrounds. Our environment is best in class with a full suite of IC design tools supplemented by custom, in-house tools supported by an experienced software/CAD team. Experience with tools for schematic entry, IC layout and SPICE simulation is required. Knowledgeable in Verilog-A for analog behavioral modeling and simulation-control/data-capture. Experience with TCL, perl, C, python, MATLAB, or other scripting languages is desired.
This position is responsible for designing innovative analog, RF and mixed-signal integrated circuits; developing circuit specifications working from published protocols and standards; and, selecting/creating circuit architectures based on practical experience and knowledge of current circuit literature. Furthermore you will apply theoretical knowledge to analyze and explain circuit behavior and limitations; implement rigorous simulation test-benches to verify circuit performance; incorporate test and tuning controls; participate in critical peer reviews; clearly document all circuit details; and guide, implement and review IC layouts.
Generally, this postion requires a BSc in Electrical or Computer Engineering with 5+ years of experience, or MSc with 3+ years of experience, or PhD with 1+ years of experience. The successful candidate must possess a solid understanding of specialization area plus working knowledge of one other related area; have the ability to resolve issues in creative ways; exercise judgment in selecting methods and techniques to obtain solutions; execute projects from start to completion; contribute to moderately complex aspects of a project; and, determines and develops recommendations to solutions. The position of Sr II Analog Design Engineer, while working on team-driven or task-oriented projects, receives little instructions on day-to-day work and general instructions on new assignments and projects; work is evaluated upon completion to ensure objectives have been met. This position may guide more junior peers with aspects of their job and network with senior internal and external personnel in own area of expertise.
Mixed-Signal Design Manager/ IC设计经理_ 上海 北京 深圳 杭州 武汉 无锡都有职位
This position of Senior Manager, R&D is an IC Design Manager whose mandate is to effectively manage analog / mixed-signal design engineers and custom layout designers within the Mixed-Signal IP product group, acting as the technical lead for complex analog / mixed-signal IC block design projects. This manager is highly visible to external customers, supporting the Marketing/Sales groups and customer base in both pre-Sales and post-Sales environments. This manager is responsible for recruiting, project staffing, performance reviews and career-path development of staff in addition to direct project leadership. He/she may participate with other members of the management team on a variety of operational and strategic issues.
The responsibilities of this position are listed below:
?Plan and track design & layout group activities and headcount.
?Assume the role of project leader for various designs / projects.
?Undertake technical work including evaluation, design specification, architectural design, simulation, and project documentation.
?Support external customers both directly and through customer support teams.
?Report on design & layout group plans and activities to other management.
?Work with Marketing to help define new product opportunities.
?May attend customer visits with Marketing and Sales.
?Assist in preparation of engineering quotations and technical proposals in response to requests for quotes (RFQs).
Requirements: BS in EE/CS with 12+ years of relevant experience, MS with 10+ years of relevant experience, or related Ph.D. with 6+ years of experience in semiconductor design with a recent emphasis on mixed-signal and/or analog design. The individual must have a solid knowledge of IC design methodologies and practices. It is essential that the individual is able to demonstrate good analysis and problem solving skills, as well as excellent communication skills. Requires the ability to change the thinking of, or gain acceptance of, others in sensitive situations and to be comfortable with external customers. A minimum of 2 years supervisory experience is essential.
贵司有招聘需求的,欢迎和我联系;
如果你和你朋友有需要看工作机会的,发简历给我HR@Hi-Talent.net

Best Regards,
Apple
Principal Consultant & General Manager @ Hi-Talent Consulting Co.,Ltd.
上海芯相会企业管理咨询有限公司
Mob:        15921265928
Skype:      ScarlettJaneJin
E-Mail:      Jane-Jin@Hi-Talent.net
QQ:         983144394
Blog:        http://blog.sina.com.cn/u/1716864892
Weibo:      http://weibo.com/u/1716864892
Linkedin:    jj_seu@hotmail.com
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-12-23 03:25 , Processed in 0.021772 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表