在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2870|回复: 14

[资料] Design Techniques for PTV Tolerant PLLs

[复制链接]
发表于 2013-3-13 16:55:02 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
Design Techniques for PTV Tolerant PLLs_OreSU_2007.pdf (795.54 KB, 下载次数: 112 )
The continued scaling of deep-submicron CMOS technology enables low-voltage
high-frequency phase-locked loops (PLLs) to be fully integrated in complex mixedsignal
systems. However,
uctuations due to the manufacturing process and variations
in environmental conditions, such as supply voltage and temperature, are also
signi cantly increased. As a result, the performance of PLLs that are susceptible
to process, voltage, and temperature (PVT) variations are dramatically a ected.
To truly bene t from process scaling, PVT tolerant designs of high-performance
PLLs are essential. In this dissertation, circuit techniques that can mitigate the
impacts of PVT variations on PLL performance are presented. In the context of
ring voltage-controlled oscillator (VCO) based PLLs, an on-chip calibration technique
for reducing the supply voltage sensitivity is described. This method rejects
supply noise while avoiding the use of supply regulation, which makes it more desirable
in the design of low-voltage high-performance ring VCOs. In a wide-tuning
range LC-VCO based PLL frequency synthesizer, design techniques for maintaining
a constant loop bandwidth are presented. Having a constant loop bandwidth
that is insensitive to PVT variations helps PLL frequency synthesizers to achieve
optimum performance in all frequency bands. The proposed circuit techniques are
validated by measurement results obtained from prototype chips. The concepts
that have been presented in the context of Analog PLL implementations can be
easily migrated to digital PLLs.
发表于 2013-3-16 06:33:26 | 显示全部楼层
Design Techniques for PVT Tolerant Phase-Locked Loops
by
Ting Wu
A DISSERTATION
submitted to
Oregon State University
in partial ful llment of
the requirements for the
degree of
Doctor of Philosophy
Presented January 4, 2007
Commencement June 2007
发表于 2013-3-18 17:41:43 | 显示全部楼层
学习一下
发表于 2013-3-19 13:36:19 | 显示全部楼层
keep for reference
发表于 2013-3-19 20:36:51 | 显示全部楼层
3xsharing
发表于 2013-6-22 22:31:57 | 显示全部楼层
dsfsfsffsdfsffsfsfd
发表于 2013-8-20 01:37:59 | 显示全部楼层
fdsfsdfsdfsdfsdfsd
发表于 2018-8-26 04:16:27 | 显示全部楼层
Thank you for sharing
发表于 2018-8-27 07:58:09 | 显示全部楼层
谢谢分享
发表于 2018-9-5 15:03:10 | 显示全部楼层
回复 1# lkj2003


   thanks
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-5-6 17:38 , Processed in 0.031186 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表