|

楼主 |
发表于 2012-10-26 11:21:16
|
显示全部楼层
REGULAR PAPERS
Analog and Mixed Mode Circuits and Systems
An All-Digital PLL Frequency SynthesizerWith an Improved Phase Digitization Approach and an Optimized Frequency
Calibration Technique .................................................................... L. Xu, K. Stadius, and J. Ryynänen 2481
Linear Time-Variant Modeling and Analysis of All-Digital Phase-Locked Loops ......... I. L. Syllaios and P. T. Balsara 2495
A CMOS Gas Sensor Array PlatformWith Fourier Transform Based Impedance Spectroscopy ............................
.................................... P. Murali, R. K, N. Bhat, G. Banerjee, B. Amrutur, K. N. Bhat, and P. C. Ramamurthy 2507
A 5.4-Gb/s Clock and Data Recovery Circuit Using Seamless Loop Transition Scheme With Minimal Phase Noise
Degradation ........................................................................................... W.-Y. Lee and L.-S. Kim 2518
Correcting the Effects of Mismatches in Time-Interleaved Analog Adaptive FIR Equalizers ...............................
............................................................................... L. P. Rao, N. Sitthimahachaikul, and P. J. Hurst 2529
Series-Parallel Six-Element Synthesis of Biquadratic Impedances ............................. J. Z. Jiang and M. C. Smith 2543
Digital Circuits and Systems and VLSI
A Flexible Low Power DSPWith a Programmable Truncated Multiplier ......................................................
.................................................................................. M. de la Guia Solaz, W. Han, and R. Conway 2555
A 40 nm Dual-Width Standard Cell Library for Near/Sub-Threshold Operation ..............................................
......................................................................... J. Zhou, S. Jayapal, B. Büsze, L. Huang, and J. Stuyt 2569
A Digital Implementation of a Dual-Path Time-to-Time Integrator .................. M. Ali-Bakhshian and G. W. Roberts 2578
Multiple Cell Upset Correction in Memories Using Difference Set Codes ....................................................
................................................................... P. Reviriego, M. F. Flanagan, S.-F. Liu, and J. A. Maestro 2592
A Novel Low Gate-Count Pipeline TopologyWith Multiplexer-Flip-Flops for Serial Link ..................................
................................................................. W.-Y. Tsai, C.-T. Chiu, J.-M.Wu, S. S. H. Hsu, and Y.-S. Hsu 2600
Nonlinear Circuits and Systems
Why Are Memristor and Memistor Different Devices? ............................................ S. P. Adhikari and H. Kim 2611
Analytical Solution of Circuits Employing Voltage- and Current-Excited Memristors .......................................
........................................................................................... Z. Biolek, D. Biolek, and V. Biolková 2619
Orthogonal Least Squares Algorithm for Training Cascade Neural Networks .............. G. Huang, S. Song, and C. Wu 2629
Efficient Simulation of Time-Derivative Cellular Neural Networks ..... ..... S. N. T. Polat, O. Yavuz, and V. Tavsanoglu 2638
Finite-Time Consensus for Leader-Following Second-Order Multi-Agent Networks .........................................
.................................................................................. Z.-H. Guan, F.-L. Sun, Y.-W. Wang, and T. Li 2646
Synchronization of Partial Differential Systems via Diffusion Coupling ............................. K. Wu and B.-S. Chen 2655
Necessary and Sufficient Consensus Conditions of Descriptor Multi-agent Systems ............ X.-R. Yang and G.-P. Liu 2669
A Novel PWC Spiking Neuron Model: Neuron-Like Bifurcation Scenarios and Responses .................................
..................................................................................................... Y. Yamashita and H. Torikai 2678
Pinning-Controllability Analysis of Complex Networks: An M-Matrix Approach ... Q. Song, F. Liu, J. Cao, andW. Yu 2692
The Combination of High-Gain Sliding Mode Observers Used as Receivers in Secure Communication ...................
....................................................................................................... F. Zhu, J. Xu, and M. Chen 2702
A Boundary Condition-Based Approach to the Modeling of Memristor Nanostructures ......... F. Corinto and A. Ascoli 2713
An Autonomous Distributed Control Method for Link Failure Based on Tie-Set Graph Theory ............................
................................................................................ K. Nakayama, N. Shinomiya, and H. Watanabe 2727
Computer Aided Design and Electronic Design Automation
Integer-N PLLs Verification Methodology: Large Signal Steady State and Noise Analysis ....... B. Wang and E. Ngoya 2738
Distributed LC Resonant Clock Grid Synthesis .................................................... X. Hu and M. R. Guthaus 2749
Circuits and Systems for Communications
Full MIMO Spatial Filtering Approach for Dynamic Range Reduction inWideband Cognitive Radios ....................
............................................. J. H. C. van den Heuvel, J.-P. M. G. Linnartz, P. G. M. Baltus, and D. Cabric 2761
Implementation Trade-Offs of Soft-Input Soft-Output MAP Decoders for Convolutional Codes ...........................
............................................................................... C. Studer, S. Fateh, C. Benkeser, and Q. Huang 2774
High-Throughput Efficient Non-Binary LDPC Decoder Based on the Simplified Min-Sum Algorithm ....................
......................................................................................................... X. Chen and C.-L. Wang 2784
COMMENTS
Comments on “Estimation of Carrier Frequency Offset With I/Q Mismatch Using Pseudo-Offset Injection in OFDM
Systems” ........................................................................................... X. Wang, F. Ye, and J. Ren 2795
Information for Authors ........................................................................................................... 2799 |
|