在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2796|回复: 1

[招聘] 上海IC大型纳斯达克上市公司招聘模拟职位

[复制链接]
发表于 2012-9-3 15:18:57 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
本帖最后由 tuoguangsh 于 2013-3-20 09:52 编辑

大型纳斯达克上市公司招聘模拟职位,如果有兴趣,请发简历至topgunsh@163.com    qq:1056699271   


模拟IC设计工程师


  JOB DESCRIPTION:


-         Design, evaluate and verify CMOS analog circuits.  


-         Oversee layout and verification activities which include floor plan, LVS and DRC.






QUALIFICATION:  


-         BSEE or MSEE.


-         Good fundamental in analysis and design of analog / mixed-signal circuits.


-         Experience in Verilog, AHDL and/or Matlab.


-         Ability to do layout and provide verification/debugging guidance.


-         Solid knowledge of EDA design tools. (Analog artist, spectre, HSPICE and nc-verilog ...)  


-         Familiar with Computer languages such as C, C++, perl.


-         Experience in any of the following areas is preferred: PLL, high-speed I/O’s.






模拟IC设计工程师RF方向


  JOB DESCRIPTION:


-          RF/analog IC design for tuners and receivers for multi-standard TV’s and other wireless systems


-          Design and layout of IC blocks, such as LNA, mixer, VGA/PGA, LPF/BPF, VCO, crystal oscillator, PLL, ADC and DAC


-          Simulation of RF and analog circuits and systems in Spectre/SpectreRF and Matlab


-          Testing and characterization of IC blocks and chips in lab, and ATE and field environments


-          IC process and package evaluation including device modeling and PDK






QUALIFICATION:


-          Over 1 years of experience in RF/analog design with MS or PhD in electric and electronic engineering


-          Understanding receiver architectures for multi-standard TV products and other wireless systems


-          Hands-on experiences in design of IC blocks to chip top levels in deep submicron CMOS technologies


-          Proficient with simulation tools (Spectre/SpectreRF) and oversight of layout design


-          Demonstrated ability for characterization of block and chip performances in lab and ATE environments


-          Strong communication skills and also excellence as team player.




原帖请见:http://www.newsmth.net/nForum/#!article/METech/219857
发表于 2012-9-3 23:18:10 | 显示全部楼层
此帖仅作者可见
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-18 16:52 , Processed in 0.013196 second(s), 6 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表