|

楼主 |
发表于 2011-12-3 13:43:03
|
显示全部楼层
本帖最后由 kalote 于 2011-12-3 13:46 编辑
谢谢 5楼 6楼 的指教。
1.Working on digital IC design/verification;
2. Responsible for RTL design & simulation, pre-/post-layout simulation, FPGA verification, logic synthesis, static timing analysis, test pattern generation for ATE;
3.Cooperating with analog group, interfacing to supporting groups such as software, layout, test, and product engineering.
这个描述 就是单做verilog代码设计和功能仿真吗 |
|