在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 3245|回复: 4

[求助] 混频器中净空电压怎么回事

[复制链接]
发表于 2011-10-22 22:44:21 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
有哪位高人指点一下,混频器中的净空电压是怎么回事呢?它是什么角度定义的呢
发表于 2011-10-23 05:37:36 | 显示全部楼层
"净空电压"是什么?
 楼主| 发表于 2011-10-24 21:33:56 | 显示全部楼层
The primary issue for a current source is its fidelity to the
master reference current. You have a Vds dependence
inherent to the MOSFET, from both the transition between
linear and saturation and from short channel effects.

Headroom goes more to the former. If the reference
device is a simple VDS=VGS MOS diode, then the current
source will dead-match only at VDS=VGS (Vbias), be
higher than reference at higher Vds (maybe not by
too much,
as long as you're not talking high accuracy requirements)
and lower at low Vds and much more so, because it is now
just a crudely controlled resistor. That's where your headroom
bind comes - gm*Rout just went in the tank, bias current
is below setpoint, all kinds of fun.

Cascodes enforce drain voltage matching on the lower,
"mirror" FETs and this is good. But once the guard FET loses
-its- VDS, that falls apart and the sensitivity comes right
back.
 楼主| 发表于 2011-10-24 21:36:26 | 显示全部楼层
自己找的
发表于 2012-5-1 16:48:45 | 显示全部楼层
学习了 。。。。
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-22 09:07 , Processed in 0.018803 second(s), 7 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表