|
发表于 2011-10-20 14:35:20
|
显示全部楼层
clk_32时钟域定义两个新信号
wire set_ en_32k,clr_en_32k;
set_en_32k == (cnt==8'd100);
clr_en_32 ...
skytang007 发表于 2011-10-13 10:14
补充一下结绳法:原始信号是set_en_32k,所属时钟域为clk_32k;新信号名为set_en_1M,所属时钟域为clk_1M
assign din=set_en_32k?(!qout):qout;
always @(posedge clk_32k or negedge reset_n) begin
if(~reset_n)
qout<=0;
else
qout<=din;
end
always @(posedge clk_1M or reset_n) begin
if(~reset_n)
{qout2,qout1}<=2'b00;
else
{qout2,qout1}<={qout1,qout};
end
assign set_en_1M=qout2^qout1; |
|