|
|
马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
×
Hi all
The files are compressed as rar file
description of the code
- Register File:32 × 32-bit Registers
- Instruction Memory:1KB (256 × 32-bit )
- Data Memory:32 Bytes (Memories are modeled in Verilog simply as an array of registers, so we did not care about the memory latency)
- Address space: Text segment and data segment both begin at address 0x0000 for convenience, different from the real MIPS machine
|
|