(1) Any timing violation for your FPGA?
Especially for any JTAG related component?
(2) On FPGA board, size of memory that you put Nios program is enough???
memory segments for Nios program include:
Program memory (.text)
Read-only data program (.rodata)
Read/write data memory (.rwdata)