在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 10705|回复: 39

[资料] [ebook]Low Power Networks-on-Chip

[复制链接]
发表于 2010-10-13 10:20:42 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

[size=120%]Low Power Networks-on-Chip
By Cristina Silvano, Marcello Lajolo, Gianluca Palermo


    Publisher:   Springer Number Of Pages:   300 Publication Date:   2010-10-01 ISBN-10 / ASIN:   1441969101
  • ISBN-13 / EAN:   9781441969101



Product Description:


Low Power Networks-on-Chip Edited by: (editors) Cristina Silvano Marcello Lajolo Gianluca Palermo In recent years, both Networks-on-Chip, as an architectural solution for high-speed interconnect, and power consumption, as a key design constraint, have continued to gain interest in the design and research communities, since power and energy issues still represent one of the limiting factors in integrating multi- and many-cores on a single chip. This book covers power and energy aware design techniques from several perspectives and abstraction levels and offers a single-source reference to some of the most important design techniques proposed in the context of low-power design for networks-on-chip architectures. •Describes the most important design techniques that were invented, proposed, and applied to reduce both dynamic power and static power dissipation in networks-on-chip based architectures; •Applies state-of-the-art, low-power design techniques to the design of Networks-on-Chip, to demonstrate methodology for design of high-speed, low-power interconnect; •Offers a single source reference to the latest research, otherwise available only in disparate journals and conference proceedings.

Content Level » Research

Keywords » Embedded Systems - High Speed Interconnect - Low Power Design - Network on Chip - On-Chip Communication Architectures - System-on-Chip

Related subjects » Circuits & Systems - Information Systems and Applications


Table of contents

Network-on-Chip Power Estimation.- Timing.- synchronous/asynchronous communication


.- Network-on-Chip link design.- Topology exploration.- Network-on-Chip support for CMP/MPSoCs.- Network design for 3D stacked logic and memory.- Beyond the wired Network-on-Chip.

Low Power Networks-on-Chip.part3.rar

2.24 MB, 下载次数: 844 , 下载积分: 资产 -2 信元, 下载支出 2 信元

Low Power Networks-on-Chip.part1.rar

4.77 MB, 下载次数: 953 , 下载积分: 资产 -3 信元, 下载支出 3 信元

Low Power Networks-on-Chip.part2.rar

4.77 MB, 下载次数: 392 , 下载积分: 资产 -3 信元, 下载支出 3 信元

发表于 2010-10-13 12:43:18 | 显示全部楼层
谢谢分享
发表于 2010-10-20 18:16:07 | 显示全部楼层
真是太新了!谢谢分享
发表于 2010-10-31 15:07:06 | 显示全部楼层
感謝您~
发表于 2010-11-1 17:52:03 | 显示全部楼层
good, thanks.
发表于 2010-11-1 23:06:06 | 显示全部楼层
this is for all. thx thx.
发表于 2011-6-12 13:03:47 | 显示全部楼层
THANKS
发表于 2011-6-25 06:45:09 | 显示全部楼层
Thanks.
发表于 2011-7-5 15:19:32 | 显示全部楼层
  thansk very mchu!
发表于 2011-7-5 15:22:32 | 显示全部楼层
Orion 2.0's thansk!
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

×

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-5-21 16:02 , Processed in 0.047448 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表