Project Information/home/users3/atlas/VHDL/SPAC/SYNTHESE/SPACSLAV.NEW/altera.run/spacslav.rpt
** PROJECT COMPILATION MESSAGES **
Warning: Flipflop 'mod2059' stuck at GND
Warning: GLOBAL primitive on node 'clrb' feeds logic -- non-global signal usage may result
/1 
eetop公众号
创芯大讲堂
创芯人才网
发表于 2005-4-18 18:10:57
发表于 2005-7-23 13:51:00
