|
发表于 2013-9-4 05:33:34
|
显示全部楼层
PCB in transfer line, and then back-annotate back, because RAM data lines do not need to correspond to each, just a place to store bit on it. Note: Refresh line A10 can not be stressed, need to read the RAM ID when they can not be adjuste |
|