在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2371|回复: 3

[招聘] 上海诺西内部FPGA、硬件及嵌入式岗位推荐,附要求

[复制链接]
发表于 2010-6-25 16:27:37 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x


这边是做下一代光传输网络的,我是里面员工,有兴趣的可给我发站内信,或邮件到clean100@sohu.com,我向公司推荐一下。
下面是具体的要求,可看一下

NSN-SH-NGM-HW- Senior HW design engineer -Open
Openings: 3-4
Key Responsibilities:

l        Participate in outlining product architecture definition and derive the low level HW specification.

l        Control the detailed board-level logic and schematic design including component selection according to company policies.

l        Cooperate with category managers, suppliers and other relevant functions to solve technical issues for quality

l        Supervision of layout design according to design rules. Bring-up, debug, and design characterization/verification.

l        Prepare product documentations and support to manufacturing transition.
Job Requirements:

l        3+ years experience taking board-level products successfully from design to production

l        Design background in PDH, SDH,WDM or packet based telecommunication equipment

l        Expertise in Digital logic design (e.g. high-speed bus and clock termination and PLL clock drivers).

l        Experience with designing for manufacturability, testing and reliability.

l        Knowledge of production test concepts and the interface between development and production

l        Familiarity with standards for EMC/ESD, safety and thermal compliance.

l        Micro-processors (Freescale family) and network processors environments experience is a plus.

Education/Skills:

l        Bachelor/Master of Science (Electrical Engineering)

l        Fluent English in both speaking and writing

l        Fluent English in both speaking and writing
1.FPGA Engineer(SH-ND-1437)
Responsibilities:

Participate in outlining product architecture definition and derive the low level FPGA specification.

Control the logic design including component selection, pin definition, architecture, simulation, synthesis, place&route, debugging on board.
Cooperate with category managers, suppliers and other relevant functions to solve technical issues for quality.

Requirement:

3+ years experience in FPGA design.

Complete understanding of the FPGA design flow.

Design background in OTN,PDH, SDH,WDM or packet based telecommunication equipment

Experience with simulation, verification on board.

Design experience of Data forwarding engine or Traffic Manager is a plus.

Knowledge of development of board level circuit and embedded SW.

Knowledge of Micro-processors and network processors environments


Education/Skills:

Bachelor/Master of Science (Electrical Engineering)

Fluent English in both speaking and writing
 楼主| 发表于 2010-6-25 16:34:22 | 显示全部楼层
今天有两个人与我联系,其中一个把简历发给我,然后我转给经理了,经理已安排HR去组织面试,
有兴趣的同学发邮件给我吧。如果想知道进一步细节,可私下交换QQ或电话联系。
发表于 2010-6-25 20:30:37 | 显示全部楼层
我还是学生啊
 楼主| 发表于 2010-6-26 14:32:21 | 显示全部楼层
自己顶一下,还收到不少邮件
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-17 02:55 , Processed in 0.046810 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表