在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2280|回复: 3

[求助] 求书:Design of Interconnection Networks for Programmable Logic

[复制链接]
发表于 2010-5-18 05:35:54 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
Design of Interconnection Networks for Programmable Logic

byGuy Lemieux, University of British ColumbiaDavid Lewis, Altera Corporation
http://www.amazon.com/dp/1402077009?tag=guylemieshome-20&camp=14573&creative=329585&linkCode=as1&creativeASIN=1402077009&adid=154AWBK2CSHRZDFMS4XY&


The complexity of digital logic systems has increasedsteadily and rapidly for the last several decades dueto a steady trend in technology scaling. As currentmanufacturing technology reaches the deep-submicron level,more and more low-level design effort is required to createa working design. This presents a growing cost and productivityproblem for digital systems, which are also tending to increasein complexity at the systems level.
At the same time, the capabilities of programmable logic deviceshave been advancing as they have progressed from PALs to CPLDsand now to FPGAs. Modern-day FPGAs can implement entire digitalsystems. They are increasingly attractive to systems-leveldesigners, but in many cases their performance is inadequate,or they contain insufficient memory, or they lack key intellectualproperty cores. Hence, there is a growing demand for mergingprogrammable logic technology with custom deep-submicron VLSI technology.
If there is one particular aspect of programmable logic thatis not well understood, that consumes the most area, or thatis responsible for the most delay, it is the interconnect.This book presents the latest research results on the designof interconnect for programmable logic. The emphasis is onbuilding the knowledge and tools for the automatic generationof interconnect structures. In this regard, the book presentsdesign methodologies and applications for sparsely populatedcrossbars, clusters of lookup tables, switch blocks, andtransistor-level routing switch design. It provides valuableinformation for both designers and architects about the areaand delay implications of programmable interconnect. FPGAarchitects and System-on-Chip designers interested in exploringthe integration of custom logic and programmable logic willfind this work particularly useful.
发表于 2010-5-18 19:51:05 | 显示全部楼层
发表于 2010-11-10 00:33:59 | 显示全部楼层
同求。。。。
发表于 2012-10-31 16:14:20 | 显示全部楼层
哪位楼主找到了上传哈
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-16 07:39 , Processed in 0.020676 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表