哪个朋友帮我用ISE仿镇下,我老过不了

pyy1980 · 发表于 2010-4-26 16:46:06

马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。

您需要登录才可以下载或查看，没有账号？注册

×

module clk_fenp(
                              clk_in,
                              clk_out,
                              switch_8bit_in
                              //test
                              //,clk_q1,clk_q2,count,count_clk
                              );
input                clk_in;
input[7:0]       switch_8bit_in;
output             clk_out;
                     //,clk_q1,clk_q2;
reg[7:0]       count_clk;
reg                      clk_q1,clk_q2;
//output[7:0]       count,count_clk;
wire[7:0]       count;
wire             estop,switch_0,switch_1;
assign             switch_0=switch_8bit_in==8'b00000000       ?       1'b1 : 1'b0;
assign             switch_1=switch_8bit_in==8'b00000001       ?       1'b1 : 1'b0;
assign             estop=switch_0 || switch_1;
assign       count=switch_8bit_in[0]             ?       (switch_8bit_in-1)/2+1       :       switch_8bit_in/2+1;
assign       clk_out=switch_1                      ?       clk_in       :
                              switch_8bit_in[0]       ?       (clk_q1 || clk_q2)             :       clk_q1;
always @(posedge estop or posedge  clk_in)
      if(estop)
      begin
            count_clk<=0;
            clk_q1<=0;
      end
      else
      if(count_clk<count-1)
      begin
            count_clk<=count_clk+1;
            clk_q1<=1;
      end
      else
      if(count_clk<switch_8bit_in-1)
      begin
            count_clk<=count_clk+1;
            clk_q1<=0;
      end
      else
      begin
            count_clk<=0;
            clk_q1<=0;
      end
always @(posedge estop or negedge clk_in)
      if(estop)
            clk_q2<=0;
      else
            clk_q2<=clk_q1;
endmodule

程序如上,,,是不是仿镇过不了下到芯片中就不行???