在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 5212|回复: 8

[求助] 请教各位关于Quartus中的Critical Warning

[复制链接]
发表于 2010-4-6 19:06:32 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
Critical Warning: Input pin "[pin_name]" feeds inclk port of PLL "[PLL_inst_name]|altpll:altpll_component|pll" by global clock - I/O timing will be affected

这种问题是不是不用管它,有谁碰见过?
发表于 2010-4-8 09:03:50 | 显示全部楼层
你是否是用全局时钟引脚做时钟输入,PLL的时钟输入是什么引脚。。
发表于 2010-4-9 08:46:36 | 显示全部楼层
关注中 !!!!111
发表于 2010-4-11 19:25:31 | 显示全部楼层
henhaohenhao
发表于 2010-4-14 11:31:05 | 显示全部楼层
你把其他的信号接到专用的全局时钟引脚上了,如果你全局时钟的引脚够用,不需要再用这个了,那是没什么大问题的,否则全局时钟没有引到这个脚就不能用这个脚边上的PLL了
发表于 2010-4-14 12:43:00 | 显示全部楼层
正在学习,顶一下
发表于 2011-10-17 09:26:49 | 显示全部楼层
遇到过一样的问题,学习中
发表于 2013-1-16 11:13:35 | 显示全部楼层
什么情况。。还是没有搞清楚呀
发表于 2013-3-22 14:12:31 | 显示全部楼层
You may see this critical warning in Quartus® II software when you drive a PLL from a clock source that is not the dedicated pin to that PLL. PLLs are designed to compensate for a particular input to output timing relationship depending on the compensation mode selected in your design. When a PLL is fed by a global clock path instead of its dedicated path, the timing relationship on the compensated path is not guaranteed.

This critical warning is triggered by mistake for Quartus II versions 6.1 through 7.2 SP1 for PLLs operating in "no compensation" mode. By definition, a PLL in "no compensation" mode does not have a defined timing relationship between the input clock to output clock destination. This critical warning will be removed in a future version of Quartus II for PLLs operating in "no compensation" mode.

解决方法

When using a non-dedicated input clock path to the PLL, and if a specific compensation is desired, you should follow these steps to produce the desired TCO (clock to out) timing relationship from the PLL input clock to the output clock destination:

1) Compile your design and perform timing analysis to determine the TCO relationship of your input to output clock path.

2) Adjust the phase of the PLL clock output to compensate for the TCO delay you determined from your timing analysis.

3) Re-compile your design and verify the desired timing for the PLL output clock.



--------------------------------------------------------------------------------
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-22 06:49 , Processed in 0.025218 second(s), 10 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表