RAZAVI2009ISSCC文章的详细IEEE版本

twfly

A 10-Bit 500-MSps 55-mW CMOS ADC

Abstract—A pipelined ADC incorporates a digital foreground
calibration technique that corrects errors due to capacitor mismatch,
gain error, and op amp nonlinearity. Employing a highspeed,
low-power op amp topology and an accurate on-chip resistor
ladder and designed in 90-nm CMOS technology, the ADC
achieves a DNL of 0.4 LSB and an INL of 1 LSB. The prototype digitizes
a 233-MHz input with 53-dB SNDR while consuming 55 mW
from a 1.2-V supply.

twfly

这个是RAZAVE那个ISSCC2009 A/D的详细文章哈

liazhen

jssc 2009 nov

phase2000

thanks for your efforts

yhqu2008

kankan

imyp

thanks for your efforts

kaiyuan

thanks a lot

member518

thanks

shuairen

fdgdfgfdhg

niulinux

这个很不错，感谢分享。