|
马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
x
This paper presents a new design methodology to address
signal integrity issues in ASIC-style designs, using innovative
EDA tools which concurrently analyze and optimize timing,
crosstalk, noise, electromigration and hot electron constraints,
based on accurately characterized cell libraries in the
Advanced Library Format (ALF) [1], [2]. This methodology
is demonstrated on a 3.5 million gate, 333 MHz design in
0.13? technology.
……
下载材料:http://www.antecedesign.com.cn/bbs/dispbbs.asp?boardID=24&ID=64&page=1 |
|