[IC经典图书系列]《Navabi_verilog_digital_systems_design.pdf》-part3

vertyang

[IC经典图书系列]《Navabi_verilog_digital_systems_design.pdf》

《verilog_digital_systems_design 》

by Zainalabedin Navabi

Northeastern University
University of Tehran

Copyright © 1999 by The McGraw-Hill Companies, Inc. All rights reserved. Manufactured in the United States of America. Except as permitted under the United States Copyright Act of 1976, no part of this publication may be reproduced or distributed in any form or by any means, or stored in a database or retrieval system, without the prior written permission of the publisher.

               
                007-137304-7               
               
        
The material in this eBook also appears in the print version of this title: 0-07-047164-9


All trademarks are trademarks of their respective owners. Rather than put a trademark symbol after every occurrence of a trademarked name, we use names in an editorial fashion only, and to the benefit of the trademark owner, with no intention of infringement of the trademark. Where such designations appear in this book, they have been printed with initial caps.


McGraw-Hill eBooks are available at special quantity discounts to use as premiums and sales promotions, or for use in corporate training programs. For more information, please contact George Hoare, Special Sales, at george_hoare@mcgraw-hill.com or (212) 904-4069.

JavaScript support is required on the netLibrary site. Table of Contents
§         
Verilog Digital System Design
§         
Contents
§         
Preface
§         
Overview of the Chapters
§         
Suggested Reading Flow
§         
Code Examples
§         
Acknowledgments
§         
Chapter 1— Hardware Design Environments
§         
Chapter 2— Verilog HDL Background
§         
Chapter 3— Design Methodology Based on Verilog
§         
Chapter 4— Basic Concepts in Verilog
§         
Chapter 5— Structural Specification of Hardware
§         
Chapter 6— Design Organization and Parametrization
§         
Chapter 7— Utilities for High-Level Descriptions
§         
Chapter 8— Dataflow Descriptions in Verilog
§         
Chapter 9— Behavioral Description of Hardware
§         
Chapter 10— CPU Modeling for Discrete Design
§         
Chapter 11— Interface Design and Modeling
§         
Appendix A— Frequently Used System Tasks and Functions
§         
Appendix B— Compiler Directives
§         
Appendix C— Verilog HDL Syntax
§         
Appendix D— Parwan Verilog Descriptions
§         
Appendix E— Verilog Synthesis Examples
§         
Appendix F— Software Accompanying This Book
§         
Index
§         
About the Author

[ 本帖最后由 vertyang 于 2006-7-10 21:23 编辑 ]

keenboyee

还差一个文件啊
楼住

shadow

还少一卷呢，楼主看看

keenboyee

强烈抗议楼主发资料不发完全的行为,人家都买了却缺少文件.
那岂不是买了垃圾了吗?

vertyang

将陆续上传，肯定会传完的

keenboyee

vertyang .老兄你也太黑了吧,每一个包都要5信元,一本书下下来那个能吃的消呀

keenboyee

大家应该谴责你这种行为,分明不是奔着共享资料而是赚钱呀

LeaTec

感谢分享！！！！！！！

pedro888

thanks for your information........
thanks........

roc2007

看不见啊！！！！！！！！！！！！！！！！！！！！！