在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 21991|回复: 118

推荐springer好书:Verilog:Frequently Asked Questions

[复制链接]
发表于 2008-5-20 09:45:09 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
推荐好书:
Verilog:Frequently Asked  Questions ——Language, Applications and Extensions

Chapter 1  :  Basic Verilog discusses a few  important  constructs of Verilog and comparisons of what their implications mean in a Verilog based environment.

Chapter 2  : RTL Design discusses the various RTL design and synthesis  related FAQs. This chapter  will be of  real interest to the RTL designers as it discusses the comparison of different coding constructs and styles. The chapter also discusses issues seen during design for area, timing, testability and power.

Chapter 3  : Verification emphasizes  using Verilog  constructs for Verification. The various  issues and  considerations for  design of BusFunctional Model’s and Bus Monitors are discussed in  this  chapter. This chapter will be of special interest to readers with verification responsibilities.It also discusses the various mechanisms of random stimulus generation and examples of the different mechanisms.

Chapter 4 : Miscellaneous has all the FAQs that do not explicitly fall in any of the above chapters of RTL and Verification. It  discusses the  subtle and interesting scenarios of using erilog at a system level.

Chapter 5 :  Common Mistakes illustrates most of the commonly made mistakes in the use of Verilog  for  design or  verification. The  chapter discusses how the  functional issues go undetected, even though it  goes through the compile  stage without any errors. Any workaround’s to prevent or detect these mistakes have also been illustrated appropriately.

Chapter 6  :  Verilog during  Simulation Regressions illustrates the different requirements seen during simulation regression, and how different constructs of Verilog can be  incorporated within the  testbench  that will help during regressions.

Springer.Verilog.FAQ.2004.part1.rar

4.88 MB, 下载次数: 691 , 下载积分: 资产 -3 信元, 下载支出 3 信元

 楼主| 发表于 2008-5-20 09:46:07 | 显示全部楼层
Springer.Verilog.FAQ.2004.part2

Springer.Verilog.FAQ.2004.part2.rar

4.88 MB, 下载次数: 585 , 下载积分: 资产 -3 信元, 下载支出 3 信元

 楼主| 发表于 2008-5-20 09:47:23 | 显示全部楼层
Springer.Verilog.FAQ.2004.part3

Springer.Verilog.FAQ.2004.part3.rar

2.45 MB, 下载次数: 544 , 下载积分: 资产 -2 信元, 下载支出 2 信元

发表于 2008-5-20 10:22:12 | 显示全部楼层
Thanks!
发表于 2008-5-20 10:28:32 | 显示全部楼层
Very informative in terms of comprehending Verilog syntax!
发表于 2008-5-20 11:47:18 | 显示全部楼层
学习,下来看看
发表于 2008-5-20 13:00:33 | 显示全部楼层
xue xi xue xi , xie xie !
发表于 2008-5-20 19:10:18 | 显示全部楼层
Thanks for sharing!!
发表于 2008-5-21 13:20:44 | 显示全部楼层
good books
发表于 2008-5-21 19:53:21 | 显示全部楼层
very good,thanks!
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-22 18:13 , Processed in 0.027419 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表