RAZAVI2009ISSCC文章的详细IEEE版本

twfly

A 10-Bit 500-MSps 55-mW CMOS ADC

Abstract—A pipelined ADC incorporates a digital foreground
calibration technique that corrects errors due to capacitor mismatch,
gain error, and op amp nonlinearity. Employing a highspeed,
low-power op amp topology and an accurate on-chip resistor
ladder and designed in 90-nm CMOS technology, the ADC
achieves a DNL of 0.4 LSB and an INL of 1 LSB. The prototype digitizes
a 233-MHz input with 53-dB SNDR while consuming 55 mW
from a 1.2-V supply.

swlll

谢谢楼主的分享

鹅鹅ee

thank for sharing

dou124

楼主辛苦了 祝楼主福寿安康

wangjin0215

kankan,xiexie

鋒鋒

thanks a lot

鋒鋒

thanks

tmhmark

jerwei

thanks for sharing!!!

vensen

謝謝分享