在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 145|回复: 3

[求助] HDL Programming Fundamentals VHDL and Verilog

[复制链接]
发表于 昨天 20:51 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
本帖最后由 fanuq 于 2024-12-3 20:53 编辑

HDL Programming Fundamentals: VHDL and Verilog
By Nazeih M. Botros
这个书看上去不错,有人能找到电子版么,请求分享。

Title
HDL Programming Fundamentals: VHDL and Verilog
Charles River Media Computer Engineering Series
DaVinci Engineering
Author
Edition
illustrated
Publisher
Da Vinci Engineering Press, 2006
ISBN
1584508558, 9781584508557
Length
506 pages


Nazeih Botros
Da Vinci Engineering Press, 2006 - Computers - 506 pages

Advances in semiconductor technology continue to increase the power and complexity of digital systems. To design such systems requires a strong knowledge of Application Specific Integrated Circuits (ASICs) and Field Programmable Gate Arrays (FPGAs), as well as the CAD tools required. Hardware Description Language (HDL) is an essential CAD tool that offers designers an efficient way for implementing and synthesizing the design on a chip. HDL Programming Fundamentals: VHDL and Verilog teaches students the essentials of HDL and the functionality of the digital components of a system. Unlike other texts, this book covers both IEEE standardized HDL languages: VHDL and Verilog. Both of these languages are widely used in industry and academia and have similar logic, but are different in style and syntax. By learning both languages students will be able to adapt to either one, or implement mixed language environments, which are gaining momentum as they combine the best features of the two languages in the same project. The text starts with the basic concepts of HDL, and covers the key topics such as data flow modeling, behavioral modeling, gate-level modeling, and advanced programming. Several comprehensive projects are included to show HDL in practical application, including examples of digital logic design, computer architecture, modern bioengineering, and simulation.



发表于 15 小时前 | 显示全部楼层
你看是不是这本

hdl-with-digital-design-vhdl-and-verilog_compress.pdf

6.79 MB, 下载次数: 22 , 下载积分: 资产 -3 信元, 下载支出 3 信元

发表于 11 小时前 | 显示全部楼层
Thanks
 楼主| 发表于 9 小时前 来自手机 | 显示全部楼层
本帖最后由 fanuq 于 2024-12-4 07:40 编辑

谢谢,虽然书名名字不同,作者一样,目录类似,很好的参考,非常感谢。
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-12-4 16:55 , Processed in 0.017135 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表