|
发表于 2013-4-17 18:35:33
|
显示全部楼层
for real chip ..
hi-V mos current mirror => < 1ua
=> real chip fail
Low volt 5v mos current mirror => < 1ua =>
simulation OK , but mass production have yield loss .
and some low current bandgap design ..看過 1ua M=48 .
每個都很小,
but 那是 CMOS BCD PROCESS parastic bjt 當 diode , Ib 不太在意..
純 bipolar process Vce leakage 很多是 x1 => 1ua ..
以前碰過 leakage > 5ua , 誤動作.. |
|