在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
收藏本版 (149) |订阅

后端资料区 今日: 0|主题: 5893|排名: 10 

寻学习dc的好资料!! heji81 2006-9-24 33160 thereheis 2009-3-24 12:16
发个仿真器 attachment datone520 2009-3-9 12625 stephen-dong 2009-3-20 10:24
Design Compiler中文教程PPT Vibwave 2008-3-3 84060 yanlizhangzyl 2009-3-18 23:34
求 verilog 教材 zqtzm 2009-3-18 02829 zqtzm 2009-3-18 22:41
arm网站最新更新amba协议 attachment jawa5277 2009-3-17 02327 jawa5277 2009-3-17 11:04
VHDL sample attachment pyu78 2006-8-29 63672 maochrng 2009-3-7 23:09
cadence资料 attachment akar 2009-3-2 32493 einsteiarx 2009-3-5 16:27
about encounter reading the lef file? cihchenlin 2008-2-26 14141 cosmosd 2009-2-28 17:15
problem: distance of diff/metal/poly sevid 2009-2-26 02474 sevid 2009-2-26 22:26
Astro_userguide(续) attachment  ...2 laview 2006-8-2 125499 zhumaomao 2009-2-25 21:06
PPT课件Digital Integrated Circuits-A Design Perspective attachment wdlpss 2008-11-28 33613 pp3m 2009-2-9 12:23
【VHDL.Programming.by.Example】 attachment coolclark 2009-1-12 22207 tianhang 2009-2-5 13:01
ASIC设计教程 attachment wushwush 2007-5-19 93898 ericxgj 2009-2-2 16:16
fpga经验谈 attachment Searcher_NO1 2007-9-12 22886 phoenixpiggy 2009-2-1 11:29
靜態時序分析(Static Timing Analysis)基礎及應用  ...2 pengdaimin 2006-7-3 187228 phoenixpiggy 2009-2-1 11:12
eetop attachment aa123_123 2009-2-1 02414 aa123_123 2009-2-1 10:52
cadence讲义 广宁的森林 2006-9-1 64179 thesuperc 2009-1-29 17:09
疑惑:请大家帮忙看看,谢谢! attachment ddrr 2006-11-26 33136 thesuperc 2009-1-29 16:58
http://www.icroom.com/ 一个新建的集成电路设计网站 wxxuzhong 2009-1-26 02442 wxxuzhong 2009-1-26 11:41
国内IC通信公司访谈,代表行业最新动向 attachment dsp100 2008-10-28 22645 dsp100 2009-1-25 09:17
tcl_pli attachment xiantongma 2009-1-10 22665 iskory 2009-1-11 14:59
Synthesis Functions attachment xiantongma 2009-1-10 16263 efgh037 2009-1-11 07:56
经典Verilog HDL语言例子48例 attachment target_fd 2008-11-4 52556 armmips 2008-12-31 05:02
再来上传一些资料 leica_m7 2008-12-27 03156 leica_m7 2008-12-27 11:59
mlc flash 位反转问题 answerooo 2008-12-27 03164 answerooo 2008-12-27 00:23
设计里同时使用VERILOG和VHDL,大家是怎么做综合的? blue1101 2008-12-26 23197 scsunjia 2008-12-26 17:24
本网站的下载!!! ybhsu2008 2008-12-23 12762 maxin 2008-12-23 21:42
本网站的下载! ybhsu2008 2008-12-23 02359 ybhsu2008 2008-12-23 18:01
use cadence to do Schematic Drawing attachment liana3237 2007-11-20 66045 mc998 2008-12-22 17:13
cadence docmentation2 attachment  ...2 zlhrsy 2006-8-6 156397 bluefoxde 2008-11-27 17:01
Charge Oriented models attachment yumin21 2006-7-12 13851 bluefoxde 2008-11-27 16:54
IT 2008十大预言 attachment huangcarl070 2008-10-2 53113 qingzhizi 2008-11-22 14:25
基于DSP+FPGA+USB2.0开发板GPS卫星导航定位系统的开发 dsp_fpga_200809 2008-11-14 02447 dsp_fpga_200809 2008-11-14 19:55
The art of analog layout之翻译版01 attachment icad 2006-12-31 33387 planet1997 2008-10-15 21:11
A very good demo - introduce how to use the Debussy (无内容) attachment  ...2345 taurus 2005-11-9 4314550 roxyye 2008-10-9 09:28
下一页 »

快速发帖

还可输入 120 个字符
您需要登录后才可以发帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-6-29 08:45 , Processed in 0.038852 second(s), 10 queries , Gzip On, MemCached On.

eetop公众号 创芯大讲堂 创芯人才网
返回顶部 返回版块