|
马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
x
谢谢!
1. J. Lee et al., “Analysis and Modeling of Bang-Bang Clock and Data Recovery
Circuits”, IEEE Journal of Solid-State Circuits, Vol. 39, No. 9, September 2004, pp.
1571-1580.
2. J. Sonntag et al., “A Digital Clock and Data Recovery Architecture for Multi-Gigabit/s
Binary Links”, IEEE Journal of Solid-State Circuits, Vol. 41, No. 8, August 2006, pp.
1867-1875.
3. P. K. Hanumolu, et al., “A Wide-Tracking Range Clock and Data Recovery Circuit”,
IEEE Journal of Solid-State Circuits, Vol. 43, No. 2, February 2008, pp. 425-439. |
|