|
马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
x
Seong Chew, Lim
Integrated Circuit Design Services Sdn. Bhd.
seongchew.lim@icdsgroup.com
ABSTRACT
Using Synopsys Astro place n route tool for ASIC physical design flow is presented in this paper. The paper will introduce the Astro methodology flow from synthesized netlist to gds. The paper will cover Design database setup, floorplan, power pre-route, placement, clock tree synthesis, and route phases. This paper will also cover some of the physical design sharing like power pre-route pattern and scripts that being used for physical design and also some introductions on the clock timing. The paper will not cover topics like IR drop, Power Leakage and Cross Talk issues that are critical to the UDSM design. |
-
-
ASTRO.pdf
219.39 KB, 下载次数: 761
, 下载积分:
资产 -2 信元, 下载支出 2 信元
|