在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 20648|回复: 72

[原创] 最後一波!!! 最新 2011 JSSC ADC & DAC 總集合!!!!!!!!!

[复制链接]
发表于 2011-12-10 03:03:19 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
CONTENT

2011_JSSC_ADC1:

A 0.6-V 82-dB 28.6-  W Continuous-Time Audio Delta-Sigma Modulator.pdf
A 0.8-mW 5-bit 250-MSs Time-Interleaved Asynchronous Digital Slope ADC.pdf
A 2.4 GSs, Single-Channel, 31.3 dB SNDR at Nyquist, Pipeline ADC in 65 nm CMOS.pdf
A 4 GHz Continuous-Time $DeltaSigma$ ADC With 70 dB DR and $-$74 dBFS THD in 125 MHz BW.pdf
A 10-bit, 40-MSs, 1.21 mW Pipelined SAR ADC Using Single-Ended 1.5-bitcycle Conversion Technique.pdf
A 12-Bit 1.25-GSs DAC in 90 nm CMOS With 70 dB SFDR up to 500 MHz.pdf
A 12-bit, 45-MSs, 3-mW Redundant Successive-Approximation-Register Analog-to-Digital Converter With Digital Calibration.pdf
A 12-GSs 81-mW 5-bit Time-Interleaved Flash ADC With Background Timing Skew Calibration.pdf
A 14 bit 200 MSs DAC With SFDR  78 dBc, IM3   83 dBc and NSD   163 dBmHz Across the Whole Nyquist Band Enabled by Dynamic-Mismatch Mapping.pdf

2011_JSSC_ADC1.rar (13.77 MB, 下载次数: 1660 )


2011_JSSC_ADC2:

A 21 fJConversion-Step 100 kSs 10-bit ADC With a Low-Noise Time-Domain Comparator for Low-Power Sensor Interface.pdf
A 26  W 8 bit 10 MSs Asynchronous SAR ADC for Low Energy Radios.pdf
A 480 mW 2.6 GSs 10b Time-Interleaved ADC With 48.5 dB SNDR up to Nyquist in 65 nm CMOS.pdf
A 550-  10-b 40-MSs SAR ADC With Multistep Addition-Only Digital Error Correction.pdf
A CMOS 6-Bit 16-GSs Time-Interleaved ADC Using Digital Background Calibration Techniques.pdf
A Continuous Time Multi-Bit  ADC Using Time Domain Quantizer and Feedback Element.pdf
A Digitally Corrected 5-mW 2-MSs SC $DeltaSigma$ ADC in 0.25- $mu$m CMOS With 94-dB SFDR.pdf
A SAR-Assisted Two-Stage Pipeline ADC.pdf
A Third-Order DT $DeltaSigma$ Modulator Using Noise-Shaped Bi-Directional Single-Slope Quantizer.pdf
An 8.5 mW Continuous-Time $Delta Sigma $ Modulator With 25 MHz Bandwidth Using Digital Background DAC Linearization to Achieve 63.5 dB SNDR and 81 dB SFDR.pdf
An 800 MSs Dual-Residue Pipeline ADC in 40 nm CMOS.pdf

2011_JSSC_ADC2.rar (13.27 MB, 下载次数: 1499 )
发表于 2011-12-10 22:21:53 | 显示全部楼层
谢谢分享。
发表于 2011-12-10 22:39:59 | 显示全部楼层
前排留名纪念!
发表于 2011-12-11 00:19:30 | 显示全部楼层
好东西啊!顶楼主啊
发表于 2011-12-11 19:39:27 | 显示全部楼层
duoxielouzhu
发表于 2011-12-12 00:13:23 | 显示全部楼层
很好,谢谢~~
发表于 2011-12-12 05:14:38 | 显示全部楼层
xuexi
发表于 2012-4-23 23:34:49 | 显示全部楼层
XIE XIE !!
发表于 2012-4-28 12:08:39 | 显示全部楼层
讚阿 XD 水
发表于 2012-5-11 22:02:07 | 显示全部楼层
太感谢啦
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-9-22 17:19 , Processed in 0.028329 second(s), 11 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表