|  | 
 
 发表于 2010-11-12 23:06:54
|
显示全部楼层 
| Design of Very Deep Pipelined Multipliers for FPGAs 
 Abstract
 
 This work investigates the use of very deep pipelines for
 implementing circuits in FPGAs, where each pipeline
 stage is limited to a single FPGA logic element (LE). The
 architecture and VHDL design of a parameterized integer
 array multiplier is presented and also an IEEE 754
 compliant 32-bit floating-point multiplier. We show how to
 write VHDL cells that implement such approach, and how
 the array multiplier architecture was adapted. Synthesis
 and simulation were performed for Altera Apex20KE
 devices, although the VHDL code should be portable to
 other devices. For this family, a 16 bit integer multiplier
 achieves a frequency of 266MHz, while the floating point
 unit reaches 235MHz, performing 235 MFLOPS in an
 FPGA. Additional cells are inserted to synchronize data,
 what imposes significant area penalties. This and other
 considerations to apply the technique in real designs are
 also addressed.
 | 
 |