在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 4695|回复: 20

[资料] 关于FPGA流水线设计论文(IEEE)

[复制链接]
发表于 2010-9-17 18:44:54 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
关于FPGA流水线设计论文(IEEE)

关于FPGA流水线设计论文(IEEE).pdf

216.5 KB, 下载次数: 160 , 下载积分: 资产 -2 信元, 下载支出 2 信元

发表于 2010-9-17 21:45:48 | 显示全部楼层
看看,学习一下
发表于 2010-11-9 10:44:35 | 显示全部楼层
谢谢分享!
发表于 2010-11-9 13:16:07 | 显示全部楼层
Thanks.
发表于 2010-11-11 23:32:09 | 显示全部楼层
楼主能不能详细说明下?
发表于 2010-11-11 23:33:40 | 显示全部楼层
Design of Very Deep Pipelined Multipliers for FPGAs

Abstract

This work investigates the use of very deep pipelines for
implementing circuits in FPGAs, where each pipeline
stage is limited to a single FPGA logic element (LE). The
architecture and VHDL design of a parameterized integer
array multiplier is presented and also an IEEE 754
compliant 32-bit floating-point multiplier. We show how to
write VHDL cells that implement such approach, and how
the array multiplier architecture was adapted. Synthesis
and simulation were performed for Altera Apex20KE
devices, although the VHDL code should be portable to
other devices. For this family, a 16 bit integer multiplier
achieves a frequency of 266MHz, while the floating point
unit reaches 235MHz, performing 235 MFLOPS in an
FPGA. Additional cells are inserted to synchronize data,
what imposes significant area penalties. This and other
considerations to apply the technique in real designs are
also addressed.
发表于 2010-11-12 23:06:54 | 显示全部楼层
Design of Very Deep Pipelined Multipliers for FPGAs

Abstract

This work investigates the use of very deep pipelines for
implementing circuits in FPGAs, where each pipeline
stage is limited to a single FPGA logic element (LE). The
architecture and VHDL design of a parameterized integer
array multiplier is presented and also an IEEE 754
compliant 32-bit floating-point multiplier. We show how to
write VHDL cells that implement such approach, and how
the array multiplier architecture was adapted. Synthesis
and simulation were performed for Altera Apex20KE
devices, although the VHDL code should be portable to
other devices. For this family, a 16 bit integer multiplier
achieves a frequency of 266MHz, while the floating point
unit reaches 235MHz, performing 235 MFLOPS in an
FPGA. Additional cells are inserted to synchronize data,
what imposes significant area penalties. This and other
considerations to apply the technique in real designs are
also addressed.
发表于 2010-11-13 01:35:39 | 显示全部楼层
ddddddddddd
发表于 2010-11-13 08:20:54 | 显示全部楼层
非常感谢!!!
发表于 2011-4-15 22:20:59 | 显示全部楼层
看看先
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

X

小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-7-4 22:31 , Processed in 0.031394 second(s), 10 queries , Gzip On, MemCached On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表