在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 5209|回复: 18

[IC经典图书系列]《Navabi_verilog_digital_systems_design.pdf》-part2

[复制链接]
发表于 2006-7-10 21:11:04 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
[IC经典图书系列]《Navabi_verilog_digital_systems_design.pdf》

《verilog_digital_systems_design 》

by Zainalabedin Navabi

Northeastern University
University of Tehran

Copyright © 1999 by The McGraw-Hill Companies, Inc. All rights reserved. Manufactured in the United States of America. Except as permitted under the United States Copyright Act of 1976, no part of this publication may be reproduced or distributed in any form or by any means, or stored in a database or retrieval system, without the prior written permission of the publisher.

               
                007-137304-7               
               
        
The material in this eBook also appears in the print version of this title: 0-07-047164-9


All trademarks are trademarks of their respective owners. Rather than put a trademark symbol after every occurrence of a trademarked name, we use names in an editorial fashion only, and to the benefit of the trademark owner, with no intention of infringement of the trademark. Where such designations appear in this book, they have been printed with initial caps.


McGraw-Hill eBooks are available at special quantity discounts to use as premiums and sales promotions, or for use in corporate training programs. For more information, please contact George Hoare, Special Sales, at george_hoare@mcgraw-hill.com or (212) 904-4069.

JavaScript support is required on the netLibrary site. Table of Contents
§         
Verilog Digital System Design
§         
Contents
§         
Preface
§         
Overview of the Chapters
§         
Suggested Reading Flow
§         
Code Examples
§         
Acknowledgments
§         
Chapter 1— Hardware Design Environments
§         
Chapter 2— Verilog HDL Background
§         
Chapter 3— Design Methodology Based on Verilog
§         
Chapter 4— Basic Concepts in Verilog
§         
Chapter 5— Structural Specification of Hardware
§         
Chapter 6— Design Organization and Parametrization
§         
Chapter 7— Utilities for High-Level Descriptions
§         
Chapter 8— Dataflow Descriptions in Verilog
§         
Chapter 9— Behavioral Description of Hardware
§         
Chapter 10— CPU Modeling for Discrete Design
§         
Chapter 11— Interface Design and Modeling
§         
Appendix A— Frequently Used System Tasks and Functions
§         
Appendix B— Compiler Directives
§         
Appendix C— Verilog HDL Syntax
§         
Appendix D— Parwan Verilog Descriptions
§         
Appendix E— Verilog Synthesis Examples
§         
Appendix F— Software Accompanying This Book
§         
Index
§         
About the Author

cover

cover

Navabi_verilog_digital_systems_design_navabi.part02.rar

1.24 MB, 下载次数: 33 , 下载积分: 资产 -2 信元, 下载支出 2 信元

part2

发表于 2007-4-25 21:59:55 | 显示全部楼层
非常感谢啊!!!!!!!!!!!!!!!!!!
发表于 2007-4-25 22:00:53 | 显示全部楼层
天啊,,,搂住下你这个资料我下岗了a
发表于 2007-4-25 22:01:42 | 显示全部楼层
穷的当内裤了啊!!!!!!!
发表于 2007-4-25 22:03:40 | 显示全部楼层
最后发个帖子赚点钱!!!!!!!!!
发表于 2007-5-12 21:38:10 | 显示全部楼层
发点帖子赚钱啊
发表于 2007-5-14 12:24:41 | 显示全部楼层
好东西,xiexie
发表于 2007-5-14 12:44:48 | 显示全部楼层
没有PART3
发表于 2007-5-15 11:09:38 | 显示全部楼层
多谢楼主了///
发表于 2007-5-15 11:14:38 | 显示全部楼层
有part3,自己搜一下就能找到.
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条


小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-7-13 15:28 , Processed in 0.031527 second(s), 10 queries , Gzip On, MemCached On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表