|
马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
x
Design Flow Overview
Verilog at a Glance
RTL Simulation
Code Coverage Analysis
RTL Synthesis
Logic Synthesis
Gate-level Delay Calculation
Static Timing Analysis
Power Analysis & Optimization
DFT & ATPG
Automatic Physical Design
Physical Verification
Formal Equivalence Checking |
|