RISC-V Assembly Language Programming: using ESP32-C3 and QEMU 2022
With the availability of free and open source C/C++ compilers today, you may wonder why someone might be interested in the assembly language. What is so appealing about the RISC-V (ISA) instruction set architecture? How is RISC-V different from existing architectures? And most importantly, how can we gain experience with RISC-V without major investments? Is there equipment available at a price?
The Espressif ESP32-C3 chip provides hands-on experience with RISC-V. The open source QEMU emulator adds a 64-bit RISC-V experience under Linux. These are just two ways for students and enthusiasts to explore RISC-V in this book.
The projects in this book are reduced to the most essential to keep the concepts of the assembly language clear and simple. You will have moments of “Ah! Not puzzles about something complicated. The main focus in this book is on how to learn to write code in the RISC-V assembly language without binding in it. As you go through this guide, you will create small demo programs to run and test. Often the result is some simple print messages to confirm the concept. Once you have mastered these basic concepts, you will be well prepared to apply the assembly language in larger projects.
/1 
eetop公众号
创芯大讲堂
创芯人才网
发表于 
