|
马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
x
https://ieeexplore.ieee.org/document/9731599
A 0.004mm2 200MS/S Pipelined SAR ADC with kT/C Noise Cancellation and Robust Ring-AmpPublisher: IEEE
[url=]PDF[/url]
Pipelined ADCs are widely used for high-speed high-resolution applications, but there are two challenges. First, limited by the kT/C noise requirement, its 1st-stage sampling capacitor has to be sufficiently large (e.g., several pF). This poses significant burdens for the ADC driver and the reference buffer, leading to high design complexity and huge power/area costs on the system level, especially when high linearity, high sampling rate, and low supply voltage are required. Second, it is challenging to design a low-power, high-speed, and PVT-robust residue amplifier in an advanced process. To address these two challenges, this work proposes a PVT-robust ring-amp with kT/C noise cancellation capability. It enables a 1.3mW 200MS/s 67dB-SNDR pipelined ADC with only 128fF input capacitance.
Published in: 2022 IEEE International Solid-State Circuits Conference (ISSCC)
Date of Conference: 20-26 February 2022
Date Added to IEEE Xplore: 17 March 2022
ISBN Information:
ISSN Information:
DOI: 10.1109/ISSCC42614.2022.9731599
Publisher: IEEE
Conference Location: San Francisco,
|
|