马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
x
本帖最后由 2046 于 2022-11-8 23:50 编辑
The first and second editions of this book were well received, and the readers provided many a good suggestion for further elaboration of language semantics. The readers also pointed out some errata on the language syntax. I am greatly indebted to the readers and colleagues for their input and support. This edition elaborates on features such as SystemVerilog class-based functional coverage, CDC (clock domain crossing) verification, global clocking, and “let” and “checker” nuances and adds plenty more examples throughout the book. Over 100 pages of new material have been added (over the second edition). Pleasant reading.
System Verilog Assertions and Functional Coverage Guide to Language, Methodology.zip
(25.75 MB, 下载次数: 216 )
System Verilog Assertions and Functional Coverage Guide to Language, Methodology.zip
(16.9 MB, 下载次数: 228 )
|